squiid/rust
1
0
Fork 0
Code Issues Pull requests Projects Activity

oops

Browse source
This commit is contained in:
Alexis Beingessner 2015-07-07 21:31:09 -07:00
parent 498e44d87a
commit fcf4a7e5c8
1 changed files with 0 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
atomics.md
View file

@ -89,8 +89,6 @@ However there's a third potential state that the hardware enables:
* `y = 2`: (thread 2 saw `x = 2`, but not `y = 3`, and then overwrote `y = 3`)
```
It's worth noting that different kinds of CPU provide different guarantees. It
is common to seperate hardware into two categories: strongly-ordered and weakly-
ordered. Most notably x86/64 provides strong ordering guarantees, while ARM and