squiid/llvm
1
0
Fork 0
Code Issues Pull requests Activity

[X86][Atom] Add missing UOps override to AtomWriteResPair multiclass

Browse source 
Make it easier to describe microcoded instructions.
This commit is contained in:
Simon Pilgrim 2021-09-04 11:43:38 +01:00
parent 08c3cdb8b8
commit 0d0f39b0f3
1 changed files with 5 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
llvm/lib/Target/X86/X86ScheduleAtom.td
View file

@ -56,17 +56,21 @@ multiclass AtomWriteResPair<X86FoldableSchedWrite SchedRW,
list<ProcResourceKind> RMPorts,
int RRLat = 1, int RMLat = 1,
list<int> RRRes = [1],
list<int> RMRes = [1]> {
list<int> RMRes = [1],
int RRUOps = 1,
int RMUOps = 1> {
// Register variant.
def : WriteRes<SchedRW, RRPorts> {
let Latency = RRLat;
let ResourceCycles = RRRes;
let NumMicroOps = RRUOps;
}
// Memory variant.
def : WriteRes<SchedRW.Folded, RMPorts> {
let Latency = RMLat;
let ResourceCycles = RMRes;
let NumMicroOps = RMUOps;
}
}