squiid/llvm
1
0
Fork 0
Code Issues Pull requests Activity

[AArch64][NFC] Fix a comment error

Browse source 
Reviewed By: dmgreen

Differential Revision: https://reviews.llvm.org/D127708
This commit is contained in:
zhongyunde 2022-06-14 13:54:49 +08:00
parent 087aba4f0f
commit 0cb33551ec
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
llvm/lib/Target/AArch64/AArch64.td
View file

@ -217,7 +217,7 @@ def FeatureSlowPaired128 : SubtargetFeature<"slow-paired-128",
def FeatureAscendStoreAddress : SubtargetFeature<"ascend-store-address", def FeatureAscendStoreAddress : SubtargetFeature<"ascend-store-address",
"IsStoreAddressAscend", "false", "IsStoreAddressAscend", "false",
"Schedule scalar stores by ascending address">; "Schedule vector stores by ascending address">;
def FeatureSlowSTRQro : SubtargetFeature<"slow-strqro-store", "IsSTRQroSlow", def FeatureSlowSTRQro : SubtargetFeature<"slow-strqro-store", "IsSTRQroSlow",
"true", "STR of Q register with register offset is slow">; "true", "STR of Q register with register offset is slow">;

2
llvm/lib/Target/AArch64/AArch64MachineScheduler.cpp
View file

@ -26,7 +26,7 @@ static bool needReorderStoreMI(const MachineInstr *MI) {
return false; return false;
LLVM_FALLTHROUGH; LLVM_FALLTHROUGH;
case AArch64::STPQi: case AArch64::STPQi:
return AArch64InstrInfo::getLdStOffsetOp(*MI).getType() == MachineOperand::MO_Immediate; return AArch64InstrInfo::getLdStOffsetOp(*MI).isImm();
} }
return false; return false;